Oocket No. 740756-2138 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE e Patent Application of Takayuki IKEDA et al. Examiner: Ahmed N. SEFER Serial No. 09/542,473 Filed: April 4, 2000 Group Art Unit: 2826 Confirmation No. 6069 ELECTROOPTICAL DEVICE AND A METHOD For: OF MANUFACTURING THE SAME ) Certificate of Mailing I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, on 2003.

THIRD REQUEST FOR ACKNOWLEDGMENT OF INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Washington, D.C. 20231

Sir:

An Information Disclosure Statement with Form PTO-1449 was filed in the above-identified patent application on September 4, 2001. Applicants have received back from the Examiner a copy of the Form PTO-1449 partially initialed to acknowledge the fact that the Examiner has considered the cited disclosed information.

The Examiner is requested to initial and return to the undersigned a copy of the subject Form PTO-1449.

Should there be any questions concerning this communication, please telephone the undersigned at the number set forth below.

Respectfully submitted

Jeffrey L. Costellia

Registration No. 35,483

Nixon Peabody LLP 8180 Greensboro Drive, Suite 800

McLean, Virginia 22102

(703) 770-9300

FECHNOLOGY CENTER 2800

RECEIVED

The court						Sheet 1 of
epartment of Come Patent and Trademark			Atty Docket 0756-2158		Serial No. 09/542,473	
INFORMATION DISCLOSURE STATEMENT			Applicants: Takayuki IKEDA			
<i>.:</i> <del></del>	2EP 0 1 5001		Filing Date: April 04, 2000		Group Art Unit: 2826	
U.S. PATENT DOCUMENTS						
Examiner Initial	Document Number RAD	Date	Name	Class	Subclass	Filing Date (if appropriate)
A.S.	6,013,929	01/11/2000	Ohtani			
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  Examiner						
Initial						
he.	Specifications and Drawings for Application Serial No. 08/862,895, "Semiconductor Intergrated Circuit and Fabrication Method Thereof", Filing Date: May 23, 1997, Inventor: Hisashi OHTANI					
	Specifications and Drawings for Application Serial No. 09/468,859, "Thin Film Transistor, Method of Manufacturing the Same, and Semiconductor Device Including the Same" Filing Date: December 21, 1999, Inventor: Hisashi OHTANI					
· .	Specifications and Drawings for Application Serial No. 09/487,432, "Semiconductor Device and Process for Production Thereof" Filing Date: January 19, 2000, Inventors: Shunpei YAMAZAKI et al.					
	Specifications and Drawings for Application Serial No. 09/493,411, "Semiconductor Device and Method of Fabricating the Same" Filing Date: January 28, 2000, Inventors: Shunpei YAMAZAKI et al.					
						· · · · · ·

JUN-4 2003 TECHNOLOGY CENTER 2800

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this formwith next communication to applicant.